

## REPORT DOCUMENTATION PAGE

Form Approved  
OMB No. 0704-01-0188

The public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing the burden to Department of Defense, Washington Headquarters Services Directorate for Information Operations and Reports (0704-0188), 1215 Jefferson Davis Highway, Suite 1204, Arlington VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to any penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.

PLEASE DO NOT RETURN YOUR FORM TO THE ABOVE ADDRESS.

1. REPORT DATE (DD-MM-YYYY) 05-05-1999			2. REPORT TYPE Abstract		3. DATES COVERED (From - To)	
4. TITLE AND SUBTITLE Silicon-on-Sapphire Material and Device Properties at High and Low Temperature					6a. CONTRACT NUMBER	
					5b. GRANT NUMBER	
					5c. PROGRAM ELEMENT NUMBER	
6. AUTHORS de la Houssaye, P., I. Lagnado SSC San Diego					5d. PROJECT NUMBER	
Munteanu, D., S. Cristoloveanu LPCS/ENSERG, Grenoble, Cedex 1, France					5e. TASK NUMBER	
					5f. WORK UNIT NUMBER	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Space and Naval Warfare Systems Center 53560 Hull Street San Diego, CA 92152-5001					8. PERFORMING ORGANIZATION REPORT NUMBER	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)					10. SPONSOR/MONITOR'S ACRONYM(S)	
					11. SPONSOR/MONITOR'S REPORT NUMBER(S)	
12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release; distribution is unlimited.						
13. SUPPLEMENTARY NOTES						
14. ABSTRACT The aim of this paper is to present a thorough examination and update the electrical properties of recent silicon on sapphire wafers.						
Published in Proceedings of the 9 <sup>th</sup> International Symposium on Silicon-on-Insulator Technology and Devices, 195 <sup>th</sup> Meeting of the Electrochemical Society, Seattle, Washington, May 2-5, 1999.						
16. SUBJECT TERMS Silicon On Sapphire (SOS)						
16. SECURITY CLASSIFICATION OF: a. REPORT U			17. LIMITATION OF ABSTRACT UU	18. NUMBER OF PAGES 1	19a. NAME OF RESPONSIBLE PERSON De la Houssaye, Paul R., D876	
					19b. TELEPHONE NUMBER (Include area code) (619) 553-3912	

SILICON-ON-SAPPHIRE MATERIAL AND DEVICE PROPERTIES AT HIGH AND LOW TEMPERATURE

D. Munteanu<sup>1</sup>, S. Cristoloveanu<sup>1</sup>, I. Lagnado<sup>2</sup>,  
P. de la Houssaye<sup>2</sup>

<sup>1</sup> LPCS/ENSERG, 23 rue des Martyrs, BP 257, F-38016  
Grenoble, Cedex 1, France

<sup>2</sup> SPAWAR SYSTEM CENTER, SAN DIEGO  
53475 Sirothe Road, San Diego, CA 92152-6341, USA

Silicon On Sapphire (SOS) technology has recently undergone significant improvements in terms of crystal quality, wafer size (8") and film thicknesses (50-100nm). As compared to modern Silicon On Insulator (SOI) materials such as SIMOX, Unibond, etc, SOS was handicapped mainly by low-volume production, stress effects affecting the carrier mobility and poor quality of Si/Al<sub>2</sub>O<sub>3</sub> interface [1]. However, SOS features key properties which should not be disregarded:

- Fully insulating Al<sub>2</sub>O<sub>3</sub> substrate, which reduces microwave losses and makes SOS be an ideal candidate for the integration of RF circuits for wireless communication [2].
- High thermal conductivity of sapphire which allows thermal dissipation through the substrate and alleviates self-heating effects [3].
- Low carrier lifetime, leading to reduced gain of parasitic bipolar transistor and therefore improved breakdown voltage of CMOS circuits [4].

The aim of this paper is to present a thorough examination and update the electrical properties of recent silicon on sapphire wafers.

Initial material evaluation was conducted on bare SOS wafers with 100 nm Si film. Van der Pauw samples were prepared and Hall-effect measurements were performed, at low and high temperature, in order to determine volume carrier mobility and residual doping level in the Si film. The results will be discussed according to two different hypothesis: (a) rather homogenous film with 'volume' conduction, and (b) high density of interfacial defects resulting in the natural build-up of an accumulation channel at the Si/Al<sub>2</sub>O<sub>3</sub> interface.

In order to correlate material properties with device performances, the static and dynamic behaviour of CMOS transistors were investigated in a wide range of temperature (from 20 K to 500 K). Fully depleted NMOS and PMOS SOS transistors with T-gate and various lengths (L=0.3 to 5μm) and widths (W=50, 100, 200μm) were tested. Electrical parameters (mobility, density of states, doping level, carrier lifetime) were extracted and compared with those of bulk-Si and other SOI materials.

Well behaved drain current I<sub>D</sub>(V<sub>G</sub>) and transconductance g<sub>m</sub>(V<sub>G</sub>) characteristics (Fig. 1) were obtained in both NMOS and PMOS transistors. The influence of the edge transistor, observed for the n-channels, is reinforced when temperature is lowered; this result suggests that the temperature variation of the threshold voltage on the edge transistors is lower than at the front channel.

I<sub>D</sub> / √g<sub>m</sub> versus gate voltage plots allow extracting the threshold voltage, V<sub>T</sub>, and the mobility. The variation rate of V<sub>T</sub> when the temperature is reduced is about 0.2mV°C for NMOSFETs (Fig. 2). At room temperature the hole (μ<sub>p</sub>) and electron (μ<sub>n</sub>) mobilities are reasonable. Our measurements show that the carrier mobility increases at low temperature more rapidly for holes than for electrons. This result can be explained by the difference in doping level between n- and p-channels. The

subthreshold slope (Fig. 2) linearly decreases when the temperature is lowered from 300 K to 100 K.


Additional dynamic measurements permit to estimate the carrier lifetime in the silicon film. Drain current overshoots and undershoots are obtained when turning-on or -off the transistor. It was found that the transient duration is reduced when increasing the temperature, while the carrier lifetime augments.

In conclusion, SOS technology offers new attributes for the fabrication of integrated circuits, being very well suited for circuits operating in microwave range.

References

- [1] S. Cristoloveanu and S.S. Li, *Electrical Characterization of Silicon-On-Insulator Materials and Devices*, Kluwer Academic Publisher, 1995.
- [2] M. Wetzel et al., "Prospects of CMOS Power Amplifiers on Thin Film SOS for Wireless Applications", UCSD Conference on Wireless Communications, 1998.
- [3] D.K. Sadana et al., "Fully Depleted 0.25μm nMOSFET's on SOS, SIMOX and BSOI substrates", SOI Conference, 1994.
- [4] M. Roser et al., "High-Mobility Fully-Depleted Thin-Film SOS MOSFET's", 1992 Device Research Conf.

Fig. 1. Experimental drain current I<sub>D</sub> (semi-log scale) and



transconductance g<sub>m</sub> versus gate voltage in SOS NMOS and PMOS transistors for different temperatures (L=1μm, V<sub>D</sub>=100mV).




Fig. 2. Dependence of threshold voltage and subthreshold slope on temperature (L=1μm).